연구동향 분석

High-Throughput Low-Complexity Successive-Cancellation Polar Decoder Architecture using One’s Complement Scheme

Cheolho Kim Haram Yun Sabooh Ajaz Hanho Lee 2015년

논문상세정보
인용/피인용
' High-Throughput Low-Complexity Successive-Cancellation Polar Decoder Architecture using One’s Complement Scheme' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • 전자공학
  • decoder
  • high-throughput
  • lowcomplexity
  • ones complement
  • polar code
  • successive-cancellation
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
2,338 0

0.0%

' High-Throughput Low-Complexity Successive-Cancellation Polar Decoder Architecture using One’s Complement Scheme' 의 참고문헌

  • Stack decoding of polar codes
    K. Niu Elect. Lett 48 (12) : 695 ~ 696 [2012]
  • Reducedlatency SC polar decoder architectures
    C. Zhang Proc. Int. Conf. Commun : 3471 ~ 3475 [2012]
  • Polar codes: Characterization of exponent, bounds, and constructions
    S. B. Korada IEEE Trans. Inf. Theory 56 (12) : 6253 ~ 6264 [2010]
  • Performance of polar codes with the construction using density evolution
    R. Mori IEEE Commun. Lett 13 (7) : 519 ~ 521 [2009]
  • Low-latency sequential and overlapped architectures for successive cancellation polar decoder
    C. Zhang IEEE Trans. Signal Processing 61 (10) : 2429 ~ 2441 [2013]
  • Low-latency Successive- Cancellation Polar Decoder Architectures Using 2-Bit Decoding
    B. Yuan IEEE Trans. Circuits and Systems I : 1 ~ 14 [2013]
  • List decoding of polar codes
    Tal, I. Vardy, A. Proc. IEEE Int. Symp. Inform. Theory (ISIT) : 1 ~ 5 [2011]
  • How to construct polar codes
    I. Tal IEEE Trans. Inf. Theory 59 : 6562 ~ 6582 [2013]
  • Hardware architectures for successive cancellation decoding of polar codes
    C. Leroux Proc. IEEE ICASSP : 1665 ~ 1668 [2011]
  • Hardware Architecture for List Successive Cancellation Decoding of Polar Codes
    A. Balatsoukas-Stimming IEEE Trans. On Circuits and Systems-II, Express Briefs 61 (8) : 609 ~ 613 [2014]
  • Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels
    E. Arikan IEEE Trans. Inf. Theory 55 (7) : 3051 ~ 3073 [2009]
  • An FPGA implementation architecture for decoding of polar codes
    A. Pamuk Proc. 8th Int. Symp. on Wireless Commun. Syst.(ICWCS) : 437 ~ 441 [2011]
  • A simplified successive-cancellation decoder for polar codes
    A. Alamdar-Yazdi IEEE Commun. Lett 15 (12) : 1378 ~ 1380 [2011]
  • A semi-parallel successive-cancellation decoder for polar codes
    C. Leroux IEEE Trans. Signal Processing 61 (2) : 289 ~ 299 [2013]