Small-Signal Analysis of a Differential Two-Stage Folded-Cascode CMOS Op Amp

Sang Dae Yu 2014년
논문상세정보
' Small-Signal Analysis of a Differential Two-Stage Folded-Cascode CMOS Op Amp' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • 전자공학
  • bsim3
  • differentialtwo-stagefolded-cascodecmosopamp
  • equation-basedcircuitdesign
  • frequency response
  • high speed
  • low power
  • poleandzerofrequency
  • smallsignaltransferfunction
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
2,419 0

0.0%

' Small-Signal Analysis of a Differential Two-Stage Folded-Cascode CMOS Op Amp' 의 참고문헌

  • Simulationbased generation of posynomial performance models for the sizing of analog integrated circuits
    W. Daems IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 22 : 517 ~ 534 [2003]
  • Robust analog/RF circuit design with projectionbased performance modeling
    X. Li IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 26 : 2 ~ 15 [2007]
  • Relationship between frequency response and settling time of operational amplifiers
    B. Y. Kamath IEEE J. Solid-State Circuits 9 : 347 ~ 352 [1974]
  • Predictable equation-based analog optimization based on explicit capture of modeling error statistics
    A. K. Singh IEEE Trans. Computer-Aided Design of Integr. Circuits and Syst. 31 : 1485 ~ 1498 [2012]
  • Optimal design of a CMOS op amp via geometric programming
    M. M. Hershenson IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 20 : 1 ~ 21 [2001]
  • Operation and Modeling of the MOS Transistor
    Y. Tsividis Oxford University Press [2011]
  • Microelectronic Circuits
    A. S. Sedra Oxford University Press [2011]
  • MOSFET Models for SPICE Simulation, Including BSIM3v3 and BSIM4
    W. Liu John Wiley & Sons [2001]
  • Geometric Programming—Theory and Application
    R. J. Duffin Wiley [1967]
  • Electronic Principles
    P. E. Gray John Wiley & Sons [1969]
  • Design procedures for a fully differential folded-cascode CMOS operational amplifier
    S. M. Mallya IEEE J. Solid-State Circuits 24 : 1737 ~ 1740 [1989]
  • Design of CMOS Op Amps Using Adaptive Modeling of Transistor Parameters
    유상대 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE 12 (1) : 75 ~ 87 [2012]
  • Computeraided design of analog and mixed-signal integrated circuits
    G. G. E. Gielen Proceedings of The IEEE 88 : 1825 ~ 1852 [2000]
  • CMOS op-amp sizing using a geometric programming formulation
    P. Mandal IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 20 : 22 ~ 38 [2001]
  • An integrated layout-synthesis approach for analog ICs
    R. Castro-López IEEE Trans. Computer-Aided Design of Integr. Circuits and Syst. 27 : 1179 ~ 1189 [2008]
  • A tunable duty-cycle-controlled switched-RMOSFET-C CMOS filter for low-voltage and highlinearity applications
    S. Xiao Proceedings of 2004 IEEE International Symposium on Circuits and Systems : I-433 ~ I-436 [2004]
  • A 1.0 V 40 mW 10 b 100 MS/s Pipeline ADC in 90 nm CMOS
    H. Ishii Proc. of the IEEE Custom Integrated Circuits Conference : 395 ~ 398 [2005]
  • A 0.5-V 8-bit 10-MS/s Pipelined ADC in 90-nm CMOS
    J. Shen IEEE J. Solid-State Circuits 43 : 787 ~ 795 [2008]