연구동향 분석

Polar Transmitter with Differential DSM Phase and Digital PWM Envelope

Bo Zhou Shuli Liu 2014년

논문상세정보
인용/피인용
' Polar Transmitter with Differential DSM Phase and Digital PWM Envelope' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • 전자공학
  • curvecompensation
  • delta-sigmamodulator(dsm)
  • dual-modefrequency-lockedloop(fll)
  • polar transmitter
  • pulse-width5modulator(pwm)
  • three-terminalvoltage-controlledoscillator(vco)
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
2,306 0

0.0%

' Polar Transmitter with Differential DSM Phase and Digital PWM Envelope' 의 참고문헌

  • The design of all-digital polar transmitter based on ADPLL and phase synchronized ΔΣ modulator
    J. Chen Solid-State Circuits, IEEE Journal of 47 (5) : 1154 ~ 1164 [2012]
  • Reduced complexity CORDIC demodulator implementation for DAMPS and digital IF-sampled receiver
    A. Chen Global Telecommunications Conference, GLOBECOM 1998 : 1491 ~ 1496 [1998]
  • GSMEDGE modulators for 2.5G system, an efficient parallel implementation on FPGA
    K.M. Nitin Babu Signal Processing, Communications and Computing, 2011, ICSPCC 2011, IEEE International Conference on : 1 ~ 5 [2011]
  • Design of highly efficient wideband RF polar transmitters using the envelopetracking technique
    J. Lopez Solid-State Circuits, IEEE Journal of 44 (9) : 2276 ~ 2294 [2009]
  • Analysis of a broadband high-efficiency switch-mode ΔΣ supply modulator based on a class-E amplifier and a class-E rectifier
    F. You Microwave Theory and Techniques, IEEE Transactions on 61 (8) : 2934 ~ 2948 [2013]
  • An efficient linearization scheme for a digital polar EDGE transmitter
    J. Mehta Circuits and Systems II, IEEE Transactions on 57 (3) : 193 ~ 197 [2010]
  • A wideband linear amplitude modulator for polar transmitters based on the concept of interleaving delta modulation
    P.J. Nagle Solid-State Circuits Conference, 2002. ISSCC 2002. Digest of Technical Papers. IEEE International : 234 ~ 235 [2002]
  • A two-phase switching hybrid supply modulator for RF power amplifiers with 9% efficiency improvement
    P. Y. Wu Solid-State Circuits, IEEE Journal of 45 (12) : 2543 ~ 2556 [2010]
  • A robust GSM/EDGE transmitter using polar modulation techniques
    C. Mayer Wireless Technology, 2005, ECWT 2005, The European Conference on : 93 ~ 96 [2005]
  • A modeling approach for Σ-Δ fractional-N frequency synthesizer allowing straightforward noise analysis
    M. H. Perrott Solid-State Circuits, IEEE Journal of 37 (8) : 1028 ~ 1038 [2002]
  • A low-power GSM/EDGE/WCDMA polar transmitter in 65-nm CMOS
    M. Youssef Solid-State Circuits, IEEE Journal of 46 (12) : 3061 ~ 3074 [2011]
  • A fully digital delay line based GHz range multimode transmitter front-end in 65-nm CMOS
    P. Nuyts Solid-State Circuits, IEEE Journal of 47 (7) : 1681 ~ 1692 [2012]
  • A CMOS dual-switching power-supply modulator with 8% efficiency improvement for 20MHz LTE envelope tracking RF power amplifiers
    M. Hassan Solid-State Circuits Conference, 2013. ISSCC 2013. Digest of Technical Papers. IEEE International : 366 ~ 367 [2013]
  • A CMOS WCDMA/WLAN digital polar transmitter with AM replica feedback linearization
    S. Zheng Solid-State Circuits, IEEE Journal of 48 (7) : 1701 ~ 1709 [2013]
  • A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation
    M. H. Perrott Solid-State Circuits, IEEE Journal of 32 (12) : 2048 ~ 2060 [1997]
  • 1-bit and multi-bit envelope deltasigma modulators for CDMA polar transmitters
    W.-Y. Kim Microwave Conference, 2008, APMC 2008, Asia-Pacific : 1 ~ 4 [2008]