연구동향 분석

Tri-gate FinFET의 fin 및 소스/드레인 구조 변화에 따른 소자 성능 분석

최성식(SeongSik Choe) 권기원(Kee-Won Kwon) 김소영(SoYoung Kim) 2014년

논문상세정보
인용/피인용
' Tri-gate FinFET의 fin 및 소스/드레인 구조 변화에 따른 소자 성능 분석' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • 전자공학
  • epitaxy
  • finfet
  • rectangular-shapedfin
  • ring oscillator
  • stress
  • triangular-shapedfin
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
3,494 0

0.0%

' Tri-gate FinFET의 fin 및 소스/드레인 구조 변화에 따른 소자 성능 분석' 의 참고문헌

  • 이차원 양자 효과를 고려한 극미세 Double-Gate MOSFET 특성 분석
    김지현 전자공학회논문지 - SD 45 (10) : 15 ~ 22 [2008]
  • 나노 스케일 MuGFET의 소자 구조 최적화에 관한 연구
    이치우 전자공학회논문지 - SD 43 (4) : 23 ~ 30 [2006]
  • pMOSFET With 200%Mobility Enhancement Induced by Mutiple Stressors
    Lori Washington IEEE Electron Device Letters 27 (6) : 511 ~ 513 [2006]
  • The International Technology Roadmap for Semiconductors(ITRS)
    [2011]
  • Synopsys Sentaurus Device User Guide Ver.H-2013.03
    [2013]
  • Study on a Scaling Length Model for Tapered Tri-Gate FinFET Based on 3-D Simulation and Analytical Analysis
    Myung-Dong Ko IEEE Trans. Electron Devices 60 (9) : 2721 ~ 2727 [2013]
  • Strained p-channel FinFETs with extended pi-shaped silicon-germanium source and drain stressors
    Kian-Ming Tan IEEE Electron Device Letters 28 (10) : 905 ~ 908 [2007]
  • Strained n-MOSFET with embedded source/drain stressors and strain-transfer structure(STS) for enhanced transistor performance
    Kah-Wee Ang IEEE Trans. Electron Devices 55 (3) : 850 ~ 857 [2008]
  • Performance Advantage and Energy Saving of Triangular-Shaped FinFETs
    Kehuey Wu Proc. International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) : 143 ~ 146 [2013]
  • On the feasibility of nanoscale triple gate CMOS transistors
    W. Yang IEEE Trans. Electron Devices 52 (6) : 1159 ~ 1164 [2005]
  • N-channel(110)-sidewall strained FinFETs with silicon-carbon source and drain stressors and tensile capping layer
    Tsung-Yang Liow IEEE Electron Device Letters 28 (11) : 1014 ~ 1017 [2007]
  • Layout-induced stress effects in 14nm & 10nm FinFETs and their impact on performance
    M. Garcia Bardon Proc. Symp. VLSI Technology : 114 ~ 115 [2013]
  • Impact of High-k Gate Dielectrics on the Device and Circuit Performance of Nanoscale FinFETs
    C. R. Manoj IEEE Electron Device Letters 28 (4) : 295 ~ 297 [2007]
  • Experimental and physics-based modeling assessment of strain induced mobility enhancement in FinFETs
    N. Serra Electron Deivces Meeting(IEDM) : 1 ~ 4 [2009]
  • Digital Integrated Circuits : A Design Perspective
    J. M. Rabaey Prentice Hall : 226 ~ [2004]
  • Conditional Push-Pull Pulsed Latches with 726fJ·ps Energy-Delay Product in 65nm CMOS
    Alioto, M. Consoli, E. Palumbo, G. Rabaey, J. Proc. ISSCC : 482 ~ 484 [2012]
  • Comparative study of analog performance of multiple fin tri-gate FinFETs
    K. W. Lee International Conference on Electronics, Information and Communication [2012]
  • Analysis of gate currents through high-k dielectrics using a Monte Carlo device simulator
    Ohkura, Y. Proc. International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) : 67 ~ 70 [2003]
  • A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, selfaligned contacts and high density MIM capacitors
    C. Auth Symposium on VLSI Technology [2012]
  • A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Desity SoC Applications
    C. H. Jan Electron Device Meeting (IEDM) : 3.1.1 ~ 3.1.4 [2012]
  • 3D Device simulator를 사용한 공정과 Layout에 따른 FinFET 아날로그 특성 연구
    노석순 전자공학회논문지 50 (4) : 35 ~ 42 [2013]