연구동향 분석
박사

내방사선 I-게이트 구조 CMOS 집적회로 개발

이민웅 2018년

논문상세정보
인용/피인용
' 내방사선 I-게이트 구조 CMOS 집적회로 개발' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • I-gate structure
  • Leakage current path
  • Radiation-effect 3D M&S
  • Radiation-hardening
  • Total ionizing dose effect
  • cmosic
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
8 0

0.0%

' 내방사선 I-게이트 구조 CMOS 집적회로 개발' 의 참고문헌

  • 한국원자력연구원 첨단방사선연구소
    https://www.arti.re.kr/
  • 한국과학기술원, “우주부품 내방사선 시험기술 개발 연구”, 교육과 학기술부
    과천 [2008]
  • 이완 발진기의 면적 효율성과 주파수 안정성 향상을 위한 기생성분 효과 제거 기법연구
    Cho, Seong-Ik Kim, Ha-Chul Lee, Min-Woong Lee, Seungwoo 김하철 이민웅 이승우 조성익 전기학회 논문지, 제 67권, 제 4호, pp. 538-542, Apr [2018]
  • 원자력신문, “IAEA
    원자력 안전성 강화 위한 ‘비엔나선언’채 택”, 2월 24일 [2015]
  • 상용 반도체 소자를 이용한 내방사선 원전 센서신호 공통회로 연구
    김종열(Jong-Yeol Kim) 오승찬(Seung-Chan Oh) 이남호(Nam-ho Lee) 정현규(Hyun-Kyu Jung) 전기학회논문지, 제 63권, 제 9호, pp. 1248- 1252, Sep [2014]
  • 반도체설계교육센터
    http://www.idec.or.kr/
  • “총이온화선량 효과에 의한 CMOS 0.18㎛ NAND 게이트 영향분석”
    이남호 이민웅 조성익 진유린 제25회 한국반도체학술대회, 정선, 한국 [2018]
  • “즉발감마선에 의한 상용전자소자의 피해현 상 분석 연구”
    오승찬 이남호 이흥호 전기학회논문지, 제 61권, 제 10호, pp. 1448-1453, Oct [2012]
  • “위성 탑재체용 내방사선 단위 MOSFET, ADC, SRAM 설계기반기술 개발”,
    한국과학기술원, 한국연구재단 [2016]
  • “원전 극한환경적용 센서통신망 기술”
    조재완 한국원자력연구원, 대전 [2008]
  • “원자력발전소 계측제어계통에 적용을 위한 CPLD/FPGA 기 술 현황분석”
    최종균 한국원자력연구원, 대전 [2009]
  • “우주부품 내방사산시험개발연구”,
    한국과학기술원 한국연구재단 [2007]
  • “우주방사선차폐 전자공학기술조사 연구”
    하석호 황선태 방사선 방어학회지, 제 26권, 제 1호, pp. 45-49, Jan [2001]
  • “반도체형 중성자 및 적외선 탐지소자 방사선 특 성분석”
  • “I 형 게이트 내방사선 n-MOSFET 구조 설계 및 특성분석”
    김성미 이남호 이민웅 정상훈 조성익 한국정보통신학회논문지, 제 20권, 제 10호, pp. - 1934, Oct. 2016 [1927]
  • “CMOS 0.18㎛ 내방사선 n-MOSFET 구조 연구 및 분석”
    서연호 이남호 이민웅 정상훈 조성익 제24회 한국반도체학술대회, 홍천, 한국 [2017]
  • “CMOS 0.18㎛ 공정 단위소자의 방 사선 영향 분석”
    이남호 이민웅 정상훈 조성익 전기학회논문지, 제 66권 제 3호, pp. 540-544, Mar [2017]
  • “0.18㎛ CMOS의 총이온화방사선 효과 영향분석”
    이민웅 조성익 제23회 한국반도체학술대회, 정선, 한국 [2016]
  • Y. Hsuan, and S. I. Liu, “A submicrowatt 1.1MHz CMOS relaxation oscillator with temperature compensation,” IEEE J. Solid-State Circuits, vol. 60, no. 12, pp. 837-841, Dec. 2013.
  • W. J. Snoeys, “A New NMOS Layout Structure for Radiation Tolerance”, IEEE Trans. Nuclear Science, vol. 49, no. 4, pp. 1829-1833, Aug. 2002.
  • V. Bezhenova and A. Michalowska-Forsyth, “Aspect ratio of radiation-hardened MOS transistors”, Elektrotechnik & Informationstechnik, vol. 135, no. 1, pp. 61-68, Feb. 2018.
  • T. S. Nidhin, Anindya Bhattacharyya, R. P. Behera, T. Jayanthi and K. Velusamy, “Understanding radiation effects in SRAM-based field programmable gate arrays for implementing instrumentation and control systems of nuclear power plants”, Nuclear Engineering and Technology, vol. 49, no. 8, pp. 1589-1599, Dec. 2017.
  • T. R. Oldham, “Scaling and Single Event Effects (SEE) Sensitivity”, NASA GSFC/QSS Group, IEEE NSREC Short Cource, Monterey, USA, 2003.
  • T. R. Oldham, “Analysis of damage in MOS devices in several radiation environments”, IEEE Trans. Nuclear Science, vol. 31, no. 6, pp. 1236-1241, Nov. 1984.
  • T. R. Oldham and F. B. McLean,“Total Ionizing Dose Effects in MOS Oxides and Devices”, IEEE Trans. Nuclear Science, vol. 50, no. 3, Jun. 2003.
  • T. R. Oldham and A. J. Lelis, “Post-Irradiation Effects in Field Oxide Isolation structures,”IEEE Trans. Nuclear Science, vol. 34, no. 6, pp. 1184-1189, Dec. 1987.
  • Rosemount 1152 Alphaline Nuclear Pressure Transmitter, Product Data Sheet, 2007.
  • R. Sorge, J. Schmidt, F. Reimer, Ch. Wipf, R. Pliquett and R. Barth, “Junction isolated MOS/LDMOS cascode arrangement for radiation tolerant RF-power applications”, 2016 16th European Conference on Radiation and Its Effects on Components and Systems (RADECS), GER. 2017.
  • R. Jacob Baker, CMOS: Circuit Design, Layout, and Simulation, 3rd Edition, Hoboken: John Wiley and Sons Ltd, 2010.
  • R. D. Schrimpf and D. M. Fleetwood, Radiation Effects and Soft Errors in Integrated Circuits and Electronic Devices, Singapore: World Scientific Co., 2004, pp. 84-91.
  • R. C. Hughes, “Charge carrier transport phenomena in amorphous SiO : Direct measurement of mobility and carrier lifetime”, Phys. Review Letters, vol. 30, no. 26, p. 1333, Jun. 1973.
  • R. C. Baumann, “Radiation induced soft errors in advanced semiconductor technologies”, IEEE Trans. Device and Materials Reliability, vol. 5, no. 3, pp. 305-316, Dec. 2005.
  • P. E. Dodd, G. Vizkelethy, W. Beezhold, D. S. Walsh, D. L. Buller and B Doyle, “Radiation-Induced Prompt Photocurrents in Microelectronics : Physics”, Sandia National Laboratory, Albuquerque, USA, 2003.
  • N. Saks, M. Ancona and J. Modolo, “Generation of interface states by ionizing radiation in very thin MOS oxides”, IEEE Trans. Nuclear Science, vol. 33, no. 6, pp. 1185-1190, Nov. 1986.
  • M. W. Lee, N. H. Lee, S. H. Jeong, S. M. Kim and S. I. Cho, “Implementation of a Radiation-hardened I-gate n-MOSFET and Analysis of its TID(Total Ionizing Dose) Effects” Journal of Electrical Engineering Technolgy, vol. 12, no. 4, pp. 1619-1626, Jun. 2017.
  • M. S. Lee and H. C. Lee, “Radiation-hardened Gate-around n-MOSFET Structure for Radiation-tolerant”, Journal of the Korean Physical Society, vol. 61, no. 10, pp. 1670-1674, Nov. 2012.
  • M. S. Lee and H. C. Lee, “Dummy Gate-Assisted n-MOSFET Layout for a Radiation-Tolerant Integrated Circuit”, IEEE Trans. Nuclear Science, vol. 60, no. 4, pp. 3084-3091, Aug. 2013.
  • M. S. Lee and H. C. Lee, “Aspect Ratio Model for Radiation-Tolerant Dummy Gate-Assisted n-MOSFET Layout”, International Scholarly Research Notices, Nov. 2014. http://dx.doi.org/10.1155/2014/145759 (accessed May 4, 2018)
  • M. Chiramal, “Application of commercial-grade digital equipment in nuclear power plant safety systems”, Proceedings 20th IEEE Symposium on Reliable Distributed Systems, New orleans, USA, 2001.
  • Li Chen and D. M. Gingrich, “Study of N-Channel MOSFETs with an Enclosed-Gate Layout in a 0.18μm CMOS technology”, IEEE Trans. Nuclear Science, vol. 52, no. 4, pp 861-867, 2005.
  • L. W. Ricketts, Fundamentals of Nuclear Hardening of Electronic Equipment, Florida: Krieger Publishing Co., 1972.
  • L. Cohn, M. Espig, A. Wolicki, M. Simons and C. Rogers, Transient Radiation Effects on Electronics(TREE) Handbook, Defense Nuclear Agency, 1996.
  • K. Korsah, R. T. Wood, “Application of Microprocessor-Based Equipment in Nuclear Power Plants Technical Basis for a Qualification Methodology”, ORNL/TM-2000/236, 2001.
  • J. R. Srour and J. M. McGarrity, “Radiation Effects on Microelctronics in Space”, Proc. IEEE, vol. 76, no. 11, pp. 1443-1469, Nov. 1988.
  • J. R. Schwank, M. R. Shaneyfelt, B. L. Draper and P. E. Dodd, “BUSFET-a radiation-hardened SOI transistor”, IEEE Trans. Nuclear Science, vol. 46, no. 6, pp. 1809-1816, Dec. 1999.
  • J. M. Benedetto, H. E. Boesch, Jr., F. B. McLean and J. P. Mize, “Hole removal in thin gate MOSFET’s by tunneling”, IEEE Trans. Nuclear Science, vol. 32, no. 6 p. 3916, Dec. 1985.
  • J. L. Wirth and S. C. Rogers, “The Transient Response of Transistors and Diodes to Ionizing Radiation”, IEEE Trans. Nuclear Science, vol. 11, no. 5, pp. 24-38, Nov. 1964.
  • J. F. Leavy and R. A. Poll, “Radiation-Induced Integrated Circuit Latchup”, IEEE Trans. Nuclear Science, vol. 16, no. 6, pp. 96-103, Dec. 1969.
  • I. Taha and M. Mirhassani, “A temperature compensated relaxation oscillator for SoC implementations”, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS), pp. 373-376, Jun. 2014.
  • Hynix/Magnachip 0.35/0.18㎛ Technology
  • H. M. Hashemian, Maintenance of Process Instrumentation in Nuclear Power Plants, Berlin: Springer Press, 2006.
  • H. J. Barnaby, “Total-Ionizing-Dose Effects in Modern CMOS Technologies”, IEEE Trans. Nuclear Science, vol. 53, no. 6, pp. 3103-3120, Dec. 2006.
  • G. Kuyt, E. Regnier and R. Gilberti, "Optical Fiber Behavior in Radioactive Environments", IEEE ICC meeting, 2006.
  • G. C. Messenger, and M. S. Ash, The Effects of Radiation On Electronic Systems, NY: Van Nostrand Reihnold, 1992.
  • F. W. Sexton, “Destructive single-event effects in semiconductor devices and ICs”, IEEE Trans. Nuclear Science, vol. 50, no. 3, pp. 603–621, Jun. 2003.
  • F. Faccio, “Radiation effects in the electronics for CMS”, CERN, Geneve, 2001.
  • F. B. McLean and T. R. Oldham,“Basic Mechanisms of Radiation Effects in Electronic Materials and Devices”, HDL-TR-2129, Harry Diamond Laboratories, 1987.
  • ESA/SCC Basic specification No. 22900 issue 4, TOTAL DOSE STEADY-STATE IRRADIATION TEST METHOD, 2010.
  • DEPARTMENT OF DEFENSE, Test Method Standard-Microcircuits, MIL-STD-883H 1019.8, 2010.
  • D. Neamen, W. Shedd and B. Buchanan, “Thin Film Silicon on Silicon Nitride for Radiation Hardened Dielectrically Isolated Misfet's”, IEEE Trans. Nuclear Science, vol. 22, no. 6, pp. 2203-2207, Dec. 1975.
  • D. M. Fleetwood, P. S. Winokur, R. A. Reber, T. L. Meisenheimer, J. R. Schwank, M. R. Shaneyfelt and L. C. Riewe, “Effects of oxide traps, interface traps, and ‘border traps’ on metal-oxide-semiconductor devices”, J. Appl. Phys., vol. 73, no. 10, pp. 5058-5074, May 1993.
  • C. E. Edward, “Radiation effects research in the 60's”, IEEE Trans. Nuclear Science, vol. 41, no. 6, pp. 2648-2659, Dec. 1994.
  • B. Razavi, Design of Analog CMOS Integrated Circuits, FBW New Edition, Boston: McGraw-Hill, 2000.
  • A. S. Sedra and K. C. Smith, Microelectronic Circuits, 5th ed. New York: Oxford, 2004.
  • A. Jacob A., D. Edward S. and P. Janak H., “Memory System Design for Tolerating Single Event Upsets”, IEEE Trans. Nuclear Science, vol. 30, no. 6, pp. 4339-4344, Dec. 1983.
  • A. Giraldo, A. Paccagnella, and A. Minzoni, “Aspect ratio calculation in n-channel MOSFET’s with a gate-enclosed layout”, Solid State Electronics, vol. 44, no. 6 pp. 981-989, Jun. 2000.