연구동향 분석
박사

High-Resolution Pipeline ADC with SAR Technique for X-Ray Detection = X-선 검출을 위한 SAR 기법을 활용한 고해상도 파이프라인 ADC

Jungryoul Choi 2018년

논문상세정보
인용/피인용
' High-Resolution Pipeline ADC with SAR Technique for X-Ray Detection = X-선 검출을 위한 SAR 기법을 활용한 고해상도 파이프라인 ADC' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • flat panel digital radiography
  • high resolution
  • high speed
  • low power
  • mismatch
  • multi-bit/cycle SAR ADC
  • pipeline structure
  • self-calibration
  • x-ray
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
242 0

0.0%

' High-Resolution Pipeline ADC with SAR Technique for X-Ray Detection = X-선 검출을 위한 SAR 기법을 활용한 고해상도 파이프라인 ADC' 의 참고문헌

  • ] M. El-Chammas and B. Murmann, "A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 838- 847, Apr. 2011.
  • ] H. Van de Vel, Berry Buter, H. van der Ploeg, M. Vertregt, G. Geelen and E. Paulus, "A 1.2V 250mW 14b 100MS/s digitally calibrated pipeline ADC in 90nm CMOS," in IEEE Symposium on VLSI Circuits, pp. 74-75, Aug. 2008.
  • Z. Cao, S. Yan, and Y. Li, “A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 542-543, Feb. 2008.
  • Yuan Zhou, Benwei Xu and Yun Chiu, "A 12b 160MS/s synchronous two-step SAR ADC achieving 20.7fJ/step FoM with opportunistic digital background calibration," in 2014 Symposium on VLSI Circuits Dig. Tech. Papers, pp. 1-2. June. 2014.
  • Y. Zhou and Y. Chiu, "Digital calibration of inter -stage nonlinear errors in pipelined SAR ADC," in IEEE 56th International Midwest Symp. on Circuits and Systems, pp. 677- 680. Aug. 2013.
  • Y. Shen and Z. Zhu, “Ana lysis and optimization of the twostage pipelined SAR ADCs,” Microelectronics Journal , Vol. 47, pp. 40-44, Jan. 2016.
  • Y. Miyahara, M. Sano, K. Koyama, T. Suzuki, K. Hamashita and B. S. Song, "A 14b 60 MS/s Pipelined ADC Adaptively Cancelling Opamp Gain and Nonlinearity," IEEE J. Solid-State Circuits, vol. 49, no. 2, pp. 416-425, Feb. 2014.
  • Y. M. Greshishchev et al., "A 40GS/s 6b ADC in 65nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 390-391. Feb. 2010.
  • Y. Chae, K. Souri and K. A. A. Makinwa, "A 6.3 μW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 μV Offset," IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3019-3027, Dec. 2013.
  • X-ray detectors, HAMAMATSU [Online]. Available : https://www.hamamatsu.com/resources/pdf/ssd/e09_handbook_xray_detectors.pdf
  • Wei He Gong, “High Speed power area optimized multi bit cycle SAR ADCs,” Ph. D thesis, Faculty of Science and Technology University of Macau, 2011.
  • Van de Plassche and Rudy J., Integrated Analog-To-Digital and Digital-To-Analog Converters, Springer, 1994.
  • V. H. C. Chen and L. Pileggi, "22.2 A 69.5mW 20GS/s 6b time - interleaved ADC with embedded time-to-digital calibration in 32nm CMOS SOI," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 380-381, Feb. 2014.
  • Un-Ku Moon and Bang-Sup Song, "Background digital calibration techniques for pipelined ADCs," IEEE Trans. Circuits Syst. II, Express Briefs, vol. 44, no. 2, pp. 102-109, Feb. 1997.
  • Tzi-Hsiung Shu, Bang-Sup Song and K. Bacrania, "A 13-b 10- Msample/s ADC digitally calibrated with oversampling delta - sigma converter," IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 443-452, Apr. 1995.
  • Tony Chan Carusone, David A. Johns, and Kenneth W. Marin, Analog integrated circuit design,2nd Edition, Wiley, 2011.
  • T. Lyu, S. Yao, K. Nie, J. Xu, ” A 12-Bit High-Speed Column- Parallel Two-Step Single-Slope Analog-to-Digital Converter (ADC) for CMOS Image Sensors,” Sensors, vol. 14, pp. 21603- 21625, Nov. 2014.
  • T. Karema, T. Ritoniemi and H. Tenhunen, "An oversampled sigma-delta A/D converter circuit using two-stage fourth order modulator," in IEEE Proc. IEEE Int. Symp. Circuits Syst. (ISCAS) , vol.4, pp. 3279-3282, May 1990.
  • Steven R. Norsworth, Richard Schreier and Gabor C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation, Wiley-IEEE Press, 1996.
  • Shuo-Wei Mike Chen and R. W. Brodersen, "A 6b 600MS/s 5.3mW Asynchronous ADC in 0.13/spl mu/m CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 2350-2359, Sep. 2006.
  • Seung-Tak Ryu, S. Ray, Bang-Sup Song, Gyu-Hyeong Cho and K. Bacrania, "A 14-b linear capacitor self-trimming pipelined ADC," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2046- 2051, Nov. 2004.
  • Seung-Hoon Lee and Bang-Sup Song, "Interstage gain proration technique for digital -domain multi-step ADC calibration," IEEE Trans. Circuits Syst. II, Express Briefs , vol. 41, no. 1, pp. 12-18, Jan. 1994.
  • S. Y. Chuang and T. L. Sculley, "A digitally self-calibrating 14- bit 10-MHz CMOS pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 674-683, June 2002.
  • S. Lee, A. P. Chandrakasan and H. S. Lee, "22.4 A 1GS/s 10b 18.9mW time-interleaved SAR ADC with background timingskew calibration," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 384-385, Feb. 2014.
  • S. Haenzsche, S. Henker and R. Sch ffny, "Modelling of capacitor mismatch and non-linearity effects ini charge redistribution SAR ADCs," in Proc. the 17th International Conf. Mixed Design of Integrated Circuits and Systems - MIXDES 2010, pp. 300-305, June 2010.
  • S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 22, no. 6, pp. 954-961, Dec. 1987.
  • S. H. Lee and B. S. Song, "Digital -domain calibration of multistep analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1679-1688, Dec. 1992.
  • Richard Schreier and Gabor C. Temes, Understanding Delta124 Sigma Data Converters, Wiley-IEEE Press, 2004.
  • R. Kapusta, J. Shen, S. Decker, H. Li and E. Ibaragi, "A 14b 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS"," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 472- 473. Feb. 2013.
  • R. Jacob Baker, CMOS: Circuit Design, Layout, and Simulation, 3rd Edition, Wiley, 2010.
  • R. J. Van de Plassche and D. Goedhart, "A monolithic 14-bit D/A converter," IEEE J. Solid-State Circuits, vol. 14, no. 3, pp. 552-556, June 1979.
  • R. J. Van De Plassche, "Dynamic element matching for highaccuracy monolithic D/A converters," IEEE J. Solid-State Circuits, vol. 11, no. 6, pp. 795-800, Dec. 1976.
  • P. Harpe, C. Zhou, X. Wang, G. Dolmans and H. de Groot, "A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 388-389, Feb. 2010.
  • P. F. Ferguson, A. Ganesan and R. W. Adams, "One bit higher order sigma-delta A/D converters," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), vol.2, pp. 890-893, 1990.
  • P. Dai, Y. Zhao, Y. Sheng, and Y. Zhang, "A self -calibration method for capacitance mismatch in SAR ADC with split - capacitor DAC," Microelectronics Journal , vol. 46, no. 6, pp. 431-438, June 2015.
  • P. C. Yu and Hae-Seung Lee, "A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1854-1861, Dec. 1996.
  • O. Rajaee et al., "Design of a 79 dB 80 MHz 8X-OSR Hybrid Delta-Sigma/Pipelined ADC," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 719-730, Apr. 2010.
  • Nakaya, M., Kumamoto, T., Miki, T. and Horiba, Y., “Analysis of reference-tap-voltage fluctuation in flash A/D converter,” Electronics and Communications in Japan (Part II: Electronics) , vol. 70, no. 3, 1987.
  • N. Le Dortz et al., "22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 386-388, Feb. 2014.
  • Mueller, J., Strache, S., Busch, L, “The Impact of Noise and Mismatch on SAR ADCs and a Calibratable Capacitance Array Based Approach for High Resolutions”. International Journal of Electronics and Telecommunications, pp. 161-167. Dec. 2017.
  • Mike Shou-Wei Chen, “Trend of High-Speed SAR ADC towards RF Sampling,” Proceeding of the 10th international conference on Sampling Theory and Applications, pp. 548-551, July 2013.
  • M. F. Snoeij, A. J. P. Theuwissen, K. A. A. Makinwa and J. H. Huijsing, "Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2968-2977, Dec. 2007.
  • M. Daito, H. Matsui, M. Ueda and K. Iizuka, "A 14-bit 20- MS/s Pipelined ADC with Digital Distortion Calibration," in IEEE Asian Solid-State Circuits Conf., pp. 61-64, Nov. 2005.
  • M. Choi and A. A. Abidi, "A 6 b 1.3 GSample/s A/D converter in 0.35 um CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 126-127, Aug. 2002.
  • L. Luo, S. Chen, M. Zhou and T. Ye, "A 0.014mm2 10-bit 2GS/s time-interleaved SAR ADC with low-complexity background timing skew calibration," in 2017 Symposium on VLSI Circuits, pp. C278-C279, June 2017.
  • Kwang Young Kim, N. Kusayanagi and A. A. Abidi, "A 10-b, 100-MS/s CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 302-311, Mar 1997.
  • K. Yoshioka et al., "28.7 A 0.7V 12b 160MS/s 12.8fJ/conv-step pipelined-SAR ADC in 28nm CMOS with digital amplifier technique," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 478-479, Feb. 2017.
  • K. B. Klaassen, "Digitally Controlled Absolute Voltage Division," IEEE Trans. Instrumentation and Measurement , vol. 24, no. 2, pp. 106-112, June 1975.
  • Jieh-Tsorng Wu and B. A. Wooley, "A 100-MHz pipelined CMOS comparator," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1379-1385, Dec. 1988.
  • Jae-Won Nam, M. Hassanpourghadi, Aoyang Zhang and Mike Shuo-Wei Chen, "A 12-bit 1.6 GS/s interleaved SAR ADC with dual reference shifting and interpolation achieving 17.8 fJ/convstep in 65nm CMOS," in 2016 IEEE Symposium on VLSI Circuits, pp. 1-2. June 2016.
  • J. Wu et al., "A 5.4GS/s 12b 500mW pipeline ADC in 28nm CMOS," in 2013 Symposium on VLSI Circuits, pp. C92-C93, June 2013.
  • J. Silva, U. Moon, J. Steensgaard and G. C. Temes, "Wideband low-distortion delta-sigma ADC topology," Electronics Letters, vol. 37, no. 12, pp. 737-738, June 2001.
  • J. Mulder et al., "An 800MS/s dual-residue pipeline ADC in 40nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 184-186, Apr. 2011.
  • J. McNeill, M. C. W. Coln and B. J. Larivee, "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2437-2445, Dec. 2005.
  • J. L. McCreary and D. A. Sealer, "Precision capacitor ratio measurement technique for integrated circuit capacitor arrays," IEEE Trans. Instrum. Meas., vol. 28, no. 1, pp. 11-17, Mar. 1979.
  • J. Bialek, A. Wickmann, F. Ohnhaeuser, G. Fischer, R. Weigel, and T. Ussmueller, "Implementation of a digital trim scheme for SAR ADCs," Advances in Radio Science, vol. 11, pp. 227-230, 2013.
  • J anos M arkus, “Higher-order Incremental Delta-Sigma Analogto- Digital Converters,” Ph. D thesis, Budapest University of Technology and Economics Department of Measurement and Information Systems, 2005.
  • Inseok Koh, Yunyoung Choi and G. Gomez, "A 66dB DR 1.2V 1.2mW single-amplifier double-sampling 2nd-order ΔΣ ADC for WCDMA in 90nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Vol. 1, pp. 170-591, Feb. 2005.
  • Hung-Chih Liu, Zwei-Mei Lee and Jieh-Tsorng Wu, "A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1047-1056, May 2005.
  • Hae-Seung Lee and David A. Hodges, "Self -Calibration Technique for A/D Converters," IEEE Transactions on Circuits and Systems, vol. 30, no. 3, pp. 188-190, Mar. 1983.
  • H. S. Lee, D. A. Hodges and P. R. Gray, "A self -calibrating 15 bit CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 813-819, Dec. 1984.
  • Gustavsson, Mikael, Wikner, J. Jacob, and Nianxiong Tan, CMOS Data Converters for Communications, Springer, 2000.
  • Goes, Jo o, Vital, Jo o C., Franca, and Jos E., Systematic Design for Optimisation of Pipelined ADCs, Springer, 2001.
  • Geerts, Yves, Steyaert, Michiel, Sansen, and Willy M. C., Design of Multi-Bit Delta-Sigma A/D Converters, Springer, 2002.
  • G. Yin, F. Stubbe and W. Sansen, "A 16-b 320-kHz CMOS A/D converter using two-stage third-order ΣΔ noise shaping," IEEE J. Solid-State Circuits, vol. 28, no. 6, pp. 640-647, June 1993.
  • F. Ghelmansarai, Flat Panel Detector Technology, Perkin Elmer, 2009 [Online]. Available : https://4nsi.com/assets/files/trcpdfs/2009/Dr.%20Fahrad%20Ghelmansarai.pdf
  • D. Stepanovic, B. Nikolic, "A 2.8GS/s 44.6mW time - interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5GHz in 65nm CMOS," in 2012 Symposium on VLSI Circuits, pp. 84-85. June 2012.
  • D. Crivelli et al., "A 40nm CMOS single-chip 50Gb/s DPQPSK/ BPSK transceiver with electronic dispersion compensation for coherent optical channels," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 328-330, Feb. 2012.
  • D. B. Ribner, R. D. Baertsch, S. L. Garverick, D. T. McGrath, J. E. Krisciunas and T. Fujii, "A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1764-1774, Dec. 1991.
  • Christopher peter hurrel, Colin Lyden, David Laing, Derek Hummerston, Mark Vickery, “An 18b 12.5MS/s ADC with 93dB SNR,” IEEE Journal of Solid-State Circuits, vol.45, pp. 2647- 2654, Dec. 2010.
  • C. S. G. Conroy, D. W. Cline and P. R. Gray, "An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS," IEEE J. Solid- State Circuits, vol. 28, no. 4, pp. 447-454, Apr 1993.
  • C. H. Chan, Y. Zhu, S. W. Sin, U. Seng-Pan and R. P. Martins, "26.5 A 5.5mW 6b 5GS/S 4 -Interleaved 3b/cycle SAR ADC in 65nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 1-3, Feb. 2015.
  • C. C. Lee and M. P. Flynn, "A 12b 50MS/s 3.5mW SAR assisted 2-stage pipeline ADC," in 2010 Symposium on VLSI Circuits, pp. 239-240. June 2010.
  • C. C. Huang, C. Y. Wang and J. T. Wu, "A CMOS 6-Bit 16-GS/s time-interleaved ADC with digital background calibration," in IEEE Symposium on VLSI Circuits, pp. 159-160, June 2010.
  • Bonizzoni, E., Perez, A.P., Maloberti, F. et al, “Two op -amps third-order sigma–delta modulator with 61-dB SNDR, 6-MHz bandwidth and 6-mW power consumption,” Analog Integrated Circuits and Signal Processing, vol. 66, pp. 381-383, Sept. 2010.
  • Behzad Razavi, Principles of Data Conversion System Design, Wiley-IEEE Press, 1994.
  • Bannon Alan, Hurrell Christopher peter, Hummerston Derek, “An 18b 5MS/s SAR ADC with 100.2dB dynamic range”, in 2014 Symposium on VLSI Circuits Dig Tech Pap, pp33-34, June 2014.
  • Bang-Sup Song, M. F. Tompsett and K. R. Lakshmikumar, "A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1324- 1333, Dec. 1988.
  • Bae, J.; Kim, D.; Ham, S.; Chae, Y.; Song, M, “Two -Step A/D Conversion and Column Self -Calibration Technique for Low Noise CMOS Image Sensors,” Sensors, vol. 14, pp. 11825-11843, July 2014.
  • B. Zhang et al., "A 40 nm CMOS 195 mW/55 mW Dual -Path Receiver AFE for Multi-Standard 8.5–11.5 Gb/s Serial Links," IEEE J. Solid-State Circuits, vol. 50, no. 2, pp. 426-439, Feb. 2015.
  • B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq and G. Van der Plas, "A 2.6 mW 6 bit 2.2 GS/s Fully Dynamic Pipeline ADC in 40 nm Digital CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 10, pp. 2080-2090, Oct. 2010.
  • B. Setterberg et al., "A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 466-467, Feb. 2013.
  • B. Razavi and B. A. Wooley, "A 12-b 5-Msample/s two-step CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1667-1678, Dec. 1992.
  • B. Ginetti, P. G. A. Jespers and A. Vandemeulebroecke, "A CMOS 13-b cyclic RSD A/D converter," IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 957-964, July 1992.
  • A. Varzaghani et al., "A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications," IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3038-3048, Dec. 2013.
  • A. Sripad and D. Snyder, "A necessary and sufficient condition for quantization errors to be uniform and white," IEEE Trans. Acoustics, Speech, and Signal Processing, vol. 25, no. 5, pp. 442- 448, Oct. 1977.
  • A. Pena-Perez, E. Bonizzoni and F. Maloberti, "A 88-dB DR, 84-dB SNDR Very Low-Power Single Op-Amp Third-Order ΣΔ Modulator," IEEE J. Solid-State Circuits, vol. 47, no. 9, pp. 2107-2118, Sept. 2012.
  • A. H. Chang, H. S. Lee and D. Boning, "A 12b 50MS/s 2.1mW SAR ADC with redundancy and digital background calibration," in 2013 Proceedings of the ESSCIRC (ESSCIRC) , pp. 109-112, Sept. 2013.
  • A. Agah, K. Vleugels, P. B. Griffin, M. Ronaghi, J. D. Plummer and B. A. Wooley, "A High-Resolution Low-Power Incremental ΣΔ ADC With Extended Range for Biosensor Arrays," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1099-1110, June 2010.
  • A self calibrating 15bit CMOS A/D Converter H. S. Lee, D. A. Hodges and P. R. Gray, "A self-calibrating 15 bit CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 813- 819, Dec. 1984.