연구동향 분석
박사

Modeling and optimization of low drop-out (LDO) regulator for PSR enhancement

Joo, Soyeon 2018년

논문상세정보
인용/피인용
' Modeling and optimization of low drop-out (LDO) regulator for PSR enhancement' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • electromagneticinterference(emi)
  • low drop-out (LDO) regulator
  • noise immunity
  • power management IC (PMIC)
  • power-supply rejection (PSR)
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
23 0

0.0%

' Modeling and optimization of low drop-out (LDO) regulator for PSR enhancement' 의 참고문헌

  • Y. Shao, Y. Wang, Z. Ning and L. He, "Analysis and design of high power supply rejection LDO," in ASICON '09 IEEE 9th International Conference on, Changsha, 2009.
  • Y. Lu, W. H. Ki and C. P. Yue, "An NMOS-LDO regulated switched-capacitor DCDC converter with fast-response adaptive-phase digital control," IEEE Trans. Power Electron., vol. 31, no. 2, pp. 1294-1302, 2016.
  • Y. Lu, "Wireless power acquisition and regulation: power management integrated circuits for biomedical implantable devices," The Hong Kong University (Doctoral dissertation), 2013.
  • Y. Liu, K. Y. See and K. -J. Tseng, "Conducted EMI prediction of the PFC converter including nonlinear behavior of boost inductor," IEEE Trans. Electromagn. Compat., vol. 55, no. 6, pp. 1107-1114, 2013.
  • Y. Li, "A NMOS linear voltage regulator for automotive applications," in Ph. D. Dissertation, Delft University of Technology, TU Delft, 2012.
  • V. Gupta, G. A. Rincon-Mora and P. Raha, "Analysis and design of monolithic, high PSR, linear regulators for SoC applications," in Proc. IEEE Int. Syst. Chip Conf., Santa Clara, 2004.
  • V. Gupta and G. A. Rincon-Mora, "A low dropout, CMOS regulator with high PSR over wideband frequencies," in Proc. IEEE Int. Symp. Circuits Syst., Kobe, 2005.
  • V. Gupta and G. A. Rincon-Mora, "A 5 mA 0.6 μm CMOS Miller-compensated LDO regulator -27 dB worst-case power-supply rejection using 60 pF of on-chip capacitance," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco , 2007.
  • Texas Instruments, "BUF602," [Online]. Available: http://www.ti.com/lit/ds/symlink/buf602.pdf.
  • T. Matsushima, N. Ikehara, T. Hisakado and O. Wada, "Improvement of reproducibility of DPI method to quantify RF conducted immunity of LDO regulator," in Proc. EMC Compo 9th Intl. Workshop, Nara, 2013.
  • S. Joo, J. Kim and S. Kim, "Power-supply rejection model analysis of capacitor-less LDO regulator design," IEICE Trans. Electron., Vols. E100-C, no. 5, pp. 504-512, 2017.
  • S. Joo and S. Kim, "PSR enhancement techniques for output-capacitor-free LDO regulator design," Analog Integr. Circ. Sign. Process, vol. 93, no. 2, pp. 319-327, 2017.
  • S. Joo and S. Kim, "Output-capacitor-free LDO design methodologies for high EMI immunity," IEEE Trans. Electromagn. Compat., vol. 60, no. 2, pp. 497-506, 2018.
  • S. Boyapati, J. -M. Redoute and M. S. Baghini, "Modeling and design of EMIimmune OpAmps in 0.18-um CMOS technology," IEEE Trans. Electromagn. Compat., vol. 58, no. 5, pp. 1609-1616, 2016.
  • R. J. Milliken, J. Silva-Martinez and E. Sanchez-Sinencio, "Full on-chip CMOS low-dropout voltage regulator," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 9, pp. 1879-2007, 2007.
  • P. Schoroter, S. Jahn, F. Klotz, F. Ballarin, F. Gini and M. Piselli, "EMI resisting LDO voltage regulator with integrated circuit monitor," in EMC Compo 9th Int. Workshop, Nara, 2013.
  • P. R. Gray, P. J. Hurst, S. H. Lewis and R. G. Meyer, Analysis and Design of Anlog Integrated Circuits (5th ed.), New York: Wiley, 2009.
  • P. K. Mok and K. N. Leung, "A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1691-1701, 2003.
  • P. K. Hanumolu, "Low dropout regulators," in in Educational Session presented at IEEE Custom Integrated Circuits Conf. (CICC), San Jose, 2015.
  • N. S. Nise, Control systems engineering (6th ed.), New Jersey: John Wiley & Sons, Inc., 2011.
  • M. El-Nozahi, A. Amer, J. Torres, K. Entesari and E. Sanchez-Sinencio, "High PSR low drop-out regulator with feed-forward ripple cancellation technique," IEEE J. Solid- State Circuits, vol. 45, no. 3, pp. 565-577, 2010.
  • M. D. Mulligan, B. Broach and T. H. Lee, "A 3 MHz low-voltage buck converter with improved light load efficiency," IEEE Power Electron Lett., vol. 3, no. 1, pp. 24- 29, 2005.
  • Keysight Technologies, [Online]. Available: https://www.keysight.com/upload/cmc_upload/All/EPSG084587.pdf.
  • Keysight Technologies, [Online]. Available: https://literature.cdn.keysight.com/litweb/pdf/5980-1284E.pdf?id=637559.
  • J. Wu, A. Boyer, J. Li, B. Dhia and R. Shen, "Characterization of changes in LDO susceptibility after electrical stress," IEEE Trans. Electromagn. Compat., vol. 55, no. 5, pp. 883-890, 2013.
  • J. Wu, "Modeling and simulation of LDO voltage regulator susceptibility to conducted EMI," IEEE Trans. Electromagn. Compat., vol. 56, no. 3, pp. 727-735, 2014.
  • J. Wittmann, J. Neidhardt and B. Wicht, "EMC optimized design of linear regulators including a charge pump," IEEE Trans. Power Electron., vol. 28, no. 3, pp. 4594-4602, 2013.
  • J. M. Redoute and M. Steyaert, EMC of Analog Integrated Circuits, Berlin: Springer, 2010.
  • J. -M. Redoute and M. Steyaert, EM of Analog Integrated Circuits, Berlin: Springer, 2010.
  • Integrated Circuits, Measurement of Electromagnetic Immunity, 150 kHz-1 GHz, Part 4: Direct RF Power Injection Method, IEC Standard, IEC 62132-4, 2006.
  • H. A. Huynh, S. Park and S. Kim, "DC-DC buck converter using hopping technique and DTMOS Schmitt trigger logic gates for EMC," IDEC J. Integr. Circuits Syst., vol. 2, no. 2, pp. 1-8, 2016.
  • Gartner, Inc., "PC sales bottoming out," 2016.
  • G. A. Rincon-Mora, "Current efficient, low voltage, low drop-out regulators," in Ph. D. Dissertation, School of Electrical and Computer Engineering, Georgian Institute of Technology, Atlanta, 1996.
  • F. Fiori, "A new nonlinear model of EMI-induced distortion phenomena in feedback CMOS operational amplifiers," IEEE Trans. Electromagn. Compat., vol. 44, no. 4, pp. 495-502, 2002.
  • E. Orietti, N. Montemezzo, S. Buso, G. Meneghesso, A. Neviani and G. Spiazzi, "Reducing the EMI susceptibility of a Kujij bandgap," IEEE Trans. Electromagn. Compat., vol. 50, no. 4, pp. 876-886, 2008.
  • Dallas Semiconductor/Maxim Appl. Note 883:, "Improved power supply rejection IC linear regulator," [Online]. Available: http://www.maxim121ic.com/appnotes.cfm/appnote_number/883.
  • C. Laslau, L. Xie and C. Robinson, "The next-generation battery roadmap: quantifying how solid-state, lithium-sulfur, and other batteries will emerge after 2020," Lux Research, Boston, 2015.
  • C. -J. Park, M. Onabajo and J. Silva-Martinez, "External capacitor-less low dropout regulator with 25 dB superior power supply rejection in 0.4-4.4 MHz range," IEEE J. Solid-State Circuits, vol. 49, no. 2, pp. 486-501, 2016.
  • B. Yang, B. Drost, S. Rao and P. K. Hanumolu, "A high-PSR LDO using a feedforward supply-noise cancellation technique," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), San Jose, 2011.
  • B. Subrahmanyam, D. Das, M. S. Baghini and J. -M. Redoute, "A balanced CMOS OpAmp with high EMI immunity," in Proc. Int. Symp. Electromag. Compat., Raleigh, 2014.
  • B. Razavi, Design of analog CMOS integrated circuits (International ed.), Boston: McGraw-Hill, 2001.
  • Agilent Technologies, "E5072A," [Online]. Available: http://cp.literature.agilent.com/litweb/pdf/5990-8002EN.pdf.
  • A. Pretelli, A. Richelli, L. Colalongo and Z. M. Kovacs-Vajna, "Reduction of EMI susceptibility in CMOS bandgap reference circuits," IEEE Trans. Electromagn. Compat, vol. 48, no. 4, pp. 760-765, 2006.
  • A. P. Patal and G. A. Rincon-Mora, "High power-supply-rejection (PSR) currentmode low-dropout (LDO) regulator," IEEE Trans. Circuits Syst. II Exp. Briefs, vol. 57, no. 11, pp. 868-873, 2010.
  • A. Martin, "AN-2162 simple success with conducted EMI from DC-DC converters, Appl. Rep. SNVA489C," Texas Instruments, Dallas, 2011.