연구동향 분석
박사

A Guard Ring for Suppressing Coupling Noise Utilizing Inversion Layer for Through Silicon Via : Through Silicon Via의 Coupling Noise를 억제하는 반전 전하층을 이용한 Guard Ring 제작 및 분석

김경도 2015년

논문상세정보
인용/피인용
' A Guard Ring for Suppressing Coupling Noise Utilizing Inversion Layer for Through Silicon Via : Through Silicon Via의 Coupling Noise를 억제하는 반전 전하층을 이용한 Guard Ring 제작 및 분석' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • copper diffusion
  • coupling noise
  • guard ring
  • inversion layer shielding
  • through silicon via
  • tsv
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
51 0

0.0%

' A Guard Ring for Suppressing Coupling Noise Utilizing Inversion Layer for Through Silicon Via : Through Silicon Via의 Coupling Noise를 억제하는 반전 전하층을 이용한 Guard Ring 제작 및 분석' 의 참고문헌

  • Uksong Kang, Hoe-Ju Chung, Seongmoo Heo, Duk-Ha Park, Hoon Lee, Jin HoKim, Soon-Hong Ahn, Soo-Ho Cha, Jaesung Ahn, DukMin Kwon, Jae-Wook Lee,Han-Sung Joo, Woo-Seop Kim, Dong Hyeon Jang, Nam Seog Kim, Jung-HwanChoi, Tae-Gyeong Chung, Jei-Hwan Yoo, Joo Sun Choi, Changhyun Kim, andYoung-Hyun Jun, "8 Gb 3-D DDR3 DRAM Using Through-Silicon-ViaTechnology," ," in ISSCC Tech. Dig., 2010, pp. 111?119.
  • Tadashi Yasufuku, Koichi Ishida, Shinji Miyamoto, Hiroto Nakai, MakotoTakamiya, Takayasu Sakurai, and Ken Takeuchi, "Effect of resistance of TSV's onperformance of boost converter for low power 3D SSD with NAND flashmemories," in proc. IEEE 3D System Integration (3DIC), 2009, pp. 1?4.
  • Sungjoo Hong, “Memory technology trend and future challenges,” in IEDM Tech. Dig., 2010, pp. 12.4.1?12.4.4.
  • Sung-Woong Chung, Sang-Don Lee, Se-Aug Jang, Min-Soo Yoo, Kwang-Ok Kim,Chai-O Chung, Sung Yoon Cho, Heung-Jae Cho, Lae-Hee Lee, Sun-Hwan Hwang,Jin-Soo Kim, Bong-Hoon Lee, Hyo Geun Yoon, Hyung-Soon Park, Seung-JooBaek, Yun-Seok Cho, Noh-Jung Kwak, Hyun-Chul Sohn, Seung-Chan Moon,Kyung-Dong Yoo, Jae-Goan Jeong, Jin-Woong Kim, Sung-Joo Hong, and Sung-Wook Park, "Highly Scalable Saddle-Fin (S-Fin) Transistor for Sub-50nm DRAMTechnology," in VLSI Symp. Tech. Dig., 2006, pp.32-33.
  • Nauman H. Khan, Syed M. Alam, and Soha Hassoun, “Through-silicon via (TSV)-induced noise characterization and noise mitigation using coaxial TSVs,” in proc. IEEE 3D System Integration (3DIC), 2009, pp.1-7.
  • Nauman H. Khan, Syed M. Alam, and Soha Hassoun, “Mitigating TSV-inducedsubstrate noise in 3-D ICs using GND plugs,” in Proc. IEEE 12th ISQED, Mar. 2011,pp. 751?756.
  • M. Inohara, H. Sakurai, Y. Yamaguchi, H. Tomita, T. Iijima, H. Oyamatsu, T. Nakayama, H. Yoshimura, and Y. Toyoshima, "Copper contamination induceddegradation of MOSFET characteristics and reliability," in VLSI Symp. Tech. Dig.,962000, pp.26-27.
  • Kazuyuki Hozawa, Kenichi Takeda, and Kazuyoshi Torii, "Impact of backside Cucontamination in the 3D integration process," in VLSI Symp. Tech. Dig., 2009,pp.172-173.
  • Kang-Wook Lee, Ji-Chel Bea, Yuki Ohara, Mariappan Murugesan, TakafumiFukushima, Tetsu Tanaka, and Mitsumasa Koyanagi, “Impacts of Cucontamination on device reliabilities in 3-D IC integration,” IEEE Trans. DeviceMater. Rel., vol. 14, no. 1, pp. 451?462, Mar. 2014.
  • Jonghyun Cho, Kihyun Yoon, Jun So Pak, Joohee Kim, Junho Lee, Hyungdong Lee,Kunwoo Park, and Joungho Kim, "Guard ring effect for through silicon via (TSV)noise coupling reduction," in CPMT Symposium Japan, 2010, pp.1-4.
  • James A. Burns, Brian F. Aull, Chenson K. Chen, Chang-Lee Chen, Craig L. Keast;95Jeffrey M. Knecht, Vyshnavi Suntharalingam, Keith Warner, Peter W. Wyatt, andDonna-Ruth W. Yost, "A wafer-scale 3-D circuit integration technology," IEEETrans. Electron Devices, vol. 53, no. 10, pp.2507 -2516, 2006.
  • Jae-Man Yoon, Kangyoon Lee, Seung-Bae Park, Seong-Goo Kim, Hyoung-WonSeo, Young-Woong Son, Bong-Soo Kim, Chung, Hyun-Woo, Choong-Ho Lee,Won-Sok Lee, Dong-Chan Kim, Donggun Park, Lee, Wonshik, and Byung-Il Ryu,"A Novel Low Leakage Current VPT(Vertical Pillar Transistor) Integration for 4F2DRAM Cell Array with sub 40 nm Technology," in Device Research Conference,2006, pp.259-260.
  • J. Y. Kim, H. J. Oh, D. S. Woo, Y. S. Lee, D. H. Kim, S. E. Kim, G. W. Ha, H. JKim, N. J. Kang, J. M. Park, Y. S. Hwang, D. I. Kim, B. J. Park, M. Huh, B. H. Lee,S. B. Kim, M. H. Cho, M. Y. Jung, Y. I. Kim, C. Jin, D. W. Shin, M. S. Shim, C. S. Lee, W. S. Lee, J. C. Park, G. Y. Jin, Y.J. Park, and Kinam Kim, "S-RCAT (sphereshaped-recess-channel-array transistor) technology for 70nm DRAM feature size94and beyond," in VLSI Symp. Tech. Dig., 2005, pp.34-35.
  • J. Y. Kim, C. S. Lee, S. E. Kim, I. B. Chung, Y. M. Choi, B. J. Park, J. W. Lee, D. I. Kim, Y. S. Hwang, D. S. Hwang, H. K. Hwang, J. M. Park, D. H. Kim, N. J. Kang,M. H. Cho, M. Y. Jeong, H. J. Kim, J. N. Han, S.Y. Kim, B. Y. Nam, H. S. Park, S. H. Chung, J. H. Lee, J. S. Park, H. S. Kim, Y. J. Park, and Kinam Kim, "Thebreakthrough in data retention time of DRAM using Recess-Channel-ArrayTransistor(RCAT) for 88 nm feature size and beyond," in VLSI Symp. Tech. Dig.,2003, pp.11-12.
  • International Technology Roadmap for Semiconductors. (2013) [Online]. Available:http://www.itrs.net.
  • Hisham S. Haddara and Mohamed El-Sayed, "Conductance technique in MOSFETs:Study of interface trap properties in the depletion and weak inversion regimes."Solid-state electronics vol.31, no. 8, pp. 1289-1298, 1988.
  • Guido Groeseneken, Herman E. Maes, Nicolas Beltran, and Roger F. DeKeersmaecker, "A reliable approach to charge-pumping measurements in MOStransistors," IEEE Trans. Electron Devices, vol. 31, no. 1, pp. 42?53, Jan. 1984.
  • Eric Beyne, “3D system integration technologies,” in VLSI Symp. Systems andapplications, 2006, pp.1-9.
  • Emre Salman, "Noise coupling due to through silicon vias (TSVs) in 3-D integratedcircuits," Circuits and Systems (ISCAS), IEEE International Symp., 2011, pp. 1411-1414.
  • Cheryl S. Selvanayagam, John H. Lau, Xiaowu Zhang, S. K. W. Seah, KripeshVaidyanathan, and T. C. Chai, “Nonlinear thermal stress/strain analyses of copperfilled TSV (through silicon via) and their flip-chip microbumps,” IEEE Trans. Adv. Packag., vol. 32, no. 4, pp. 720?728, Nov. 2009.
  • C. Bermond, L. Cadix, A. Farcy, T. Lacrevaz, P. Leduc, and B. Flechet, "Highfrequency characterization and modeling of high density TSV in 3D integratedcircuits," IEEE Workshop on Signal Propagation on Interconnects, 2009, pp.1-4.
  • A. W. Topol, D. C. La Tulipe Jr., L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, G. U. Singco, A. M. Young, K. W. Guarini, and M. Ieong, "Threedimensionalintegrated circuits," IBM Journal of Research and Development, vol.50,no.4/5, pp.491-506, July 2006.