연구동향 분석
박사

(A) flash translation layer for efficient page-level mapping information management using physical page distance

박상훈 2015년

논문상세정보
인용/피인용
' (A) flash translation layer for efficient page-level mapping information management using physical page distance' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • address translation
  • flash translation layer
  • mapping information
  • nand flash memory
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
61 0

0.0%

' (A) flash translation layer for efficient page-level mapping information management using physical page distance' 의 참고문헌

  • Z. Qin, Y. Wang, D. Liu, and Z. Shao, “A two-level caching mechanism for demand-based page-level address mapping in nand flash memory storage systems,” in the 17th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 157?166, IEEE, 2011.
  • Y.-M. Chang, Y.-H. Chang, P.-C. Huang, S.-C. Hsu, and T.-W. Kuo, “Adaptive range-based address mapping for the flash storage devices with explosive capacity,” in Proceedings of the 8th International Conference on Ubiquitous Information Management and Communication, p. 40, ACM, 2014.
  • Y.-K. Suh, B. Moon, A. Efrat, J.-S. Kim, and S.-W. Lee, “Memory efficient and scalable address mapping for flash storage devices,” Journal of Systems Architecture, vol. 60, no. 4, pp. 357?371, 2014.
  • Y.-H. Lu and G. De Micheli, “Adaptive hard disk power management on personal computers,” in Great Lakes Symposium on VLSI, pp. 50?50, IEEE Computer Society, 1999.
  • Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo, “Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design,” in Proceedings of the 44th annual Design Automation Conference, pp. 212? 217, ACM, 2007.
  • Y. Hu, H. Jiang, D. Feng, L. Tian, H. Luo, and S. Zhang, “Performance impact and interplay of ssd parallelism through advanced commands, allocation strategy and data granularity,” in Proceedings of the international conference on Supercomputing, pp. 96?107, ACM, 2011.
  • Y. Hu, H. Jiang, D. Feng, L. Tian, H. Luo, and C. Ren, “Exploring and exploiting the multilevel parallelism inside ssds for improved performance and endurance,” Computers, IEEE Transactions on, vol. 62, no. 6, pp. 1141?1155, 2013.
  • UMASS Trace Repository "http://traces.cs.umass.edu"
  • T. A. Welch, “A technique for high-performance data compression,” Computer, vol. 17, no. 6, pp. 8?19, 1984.
  • S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song, “A log buffer-based flash translation layer using fully-associative sector translation,” ACM Transactions on Embedded Computing Systems (TECS), vol. 6, no. 3, p. 18, 2007.
  • S.-H. Park, S.-H. Ha, K. Bang, and E.-Y. Chung, “Design and analysis of flash translation layers for multi-channel nand flash-based storage devices,” Consumer Electronics, IEEE Transactions on, vol. 55, no. 3, pp. 1392? 1400, 2009.
  • S.-H. Park, D. Kim, K. Bang, H.-J. Lee, S. Yoo, and E.-Y. Chung, “An adaptive idle-time exploiting method for low latency nand flash-based storage devices,” Computers, IEEE Transactions on, vol. 63, pp. 1085? 1096, May 2014.
  • S. Lee, K. Ha, K. Zhang, J. Kim, and J. Kim, “Flexfs: A flexible flash file system for mlc nand flash memory.,” in USENIX Annual Technical Conference, 2009.
  • S. Lee, D. Shin, Y.-J. Kim, and J. Kim, “Last: locality-aware sector translation for nand flash memory-based storage systems,” ACM SIGOPS Operating Systems Review, vol. 42, no. 6, pp. 36?42, 2008.
  • S. K. Won, S.-H. Ha, and E.-Y. Chung, “Fast performance analysis of nand flash-based storage device,” Electronics letters, vol. 45, no. 24, pp. 1219? 1221, 2009.
  • S. Jiang, L. Zhang, X. Yuan, H. Hu, and Y. Chen, “S-ftl: An efficient address translation for flash memory by exploiting spatial locality,” in Mass Storage Systems and Technologies (MSST), 2011 IEEE 27th Symposium on, pp. 1?12, IEEE, 2011.
  • S. Choudhuri and T. Givargis, “Real-time access guarantees for nand flash using partial block cleaning,” in Software Technologies for Embedded and Ubiquitous Systems, pp. 138?149, Springer, 2008.
  • S. Bai and X.-L. Liao, “A parallel flash translation layer based on page group-block hybrid-mapping method,” Consumer Electronics, IEEE Transactions on, vol. 58, no. 2, pp. 441?449, 2012.
  • Q. Zhang, X. Li, L. Wang, T. Zhang, Y. Wang, and Z. Shao, “Optimizing translation information management in nand flash memory storage systems,” in 18th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 326?331, IEEE, 2013.
  • M. Jung and M. Kandemir, “An evaluation of different page allocation strategies on high-speed ssds,” in Proceedings of the 4th USENIX conference on Hot Topics in Storage and File Systems, pp. 9?9, USENIX Association, 2012.
  • M. Jung and J. Yoo, “Scheduling garbage collection opportunistically to reduce worst-case i/o performance in solid state disks,” in Proceedings of IWSSPS, 2009.
  • L.-P. Chang and T.-W. Kuo, “An adaptive striping architecture for flash memory storage systems of embedded systems,” in Proceedings of Eighth Real-Time and Embedded Technology and Applications Symposium, 2002., pp. 187?196, IEEE, 2002.
  • L.-P. Chang and L.-C. Huang, “A low-cost wear-leveling algorithm for block-mapping solid-state disks,” in ACM SIGPLAN Notices, vol. 46, pp. 31?40, ACM, 2011.
  • K. Bang, S.-H. Park,M. Jun, and E.-Y. Chung, “A memory hierarchy-aware metadata management technique for solid state disks,” in Circuits and Systems (MWSCAS), 2011 IEEE 54th International Midwest Symposium on, pp. 1?4, 2011.
  • J.-U. Kang, J.-S. Kim, C. Park, H. Park, and J. Lee, “A multi-channel architecture for high-performance nand flash-based storage system,” Journal of Systems Architecture, vol. 53, no. 9, pp. 644?658, 2007.
  • J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee, “A superblock-based flash translation layer for nand flash memory,” in Proceedings of the 6th ACM & IEEE International conference on Embedded software, pp. 161?170, ACM, 2006.
  • J. Ryu, Y. Joo, S. Park, H. Shin, and K. Shin, “Exploiting ssd parallelism to accelerate application launch on ssds,” Electronics Letters, vol. 47, no. 5, pp. 313?315, 2011.
  • J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho, “A space-efficient flash translation layer for compactflash systems,” Consumer Electronics, IEEE Transactions on, vol. 48, no. 2, pp. 366?375, 2002.
  • H. Yoshida, “Storage networking industry association,” in Encyclopedia of Database Systems, pp. 2815?2816, Springer, 2009.
  • E.-Y. Chung, L. Benini, A. Bogliolo, Y.-H. Lu, and G. De Micheli, “Dynamic power management for nonstationary service requests,” Computers, IEEE Transactions on, vol. 51, no. 11, pp. 1345?1361, 2002.
  • D. Narayanan, E. Thereska, A. Donnelly, S. Elnikety, and A. Rowstron, “Migrating server storage to ssds: analysis of tradeoffs,” in Proceedings of the 4th ACM European conference on Computer systems, pp. 145?158, ACM, 2009.
  • D. Jung, Y.-H. Chae, H. Jo, J.-S. Kim, and J. Lee, “A group-based wear-leveling algorithm for large-capacity flash memory storage systems,” in Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, pp. 160?164, ACM, 2007.
  • C. Wang and W.-F. Wong, “Treeftl: Efficient ram management for high performance of nand flash-based storage systems,” in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 374?379, EDA Consortium, 2013.
  • C. Wang and W.-F. Wong, “Extending the lifetime of nand flash memory by salvaging bad blocks,” in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 260?263, EDA Consortium, 2012.
  • C. Park, P. Talawar, D. Won, M. Jung, J. Im, S. Kim, and Y. Choi, “A high performance controller for nand flash-based solid state disk (nssd),” in 21st IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW), pp. 17? 20, IEEE, 2006.
  • A. M. Caulfield, L. M. Grupp, and S. Swanson, “Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications,” ACM Sigplan Notices, vol. 44, no. 3, pp. 217?228, 2009.
  • A. Kawaguchi, S. Nishioka, and H. Motoda, “A flash-memory based file system.,” in USENIX, pp. 155?164, 1995.
  • A. Ban, “Wear leveling of static areas in flash memory,” May 4 2004. US Patent 6,732,221.
  • A. Ban, “Flash file system,” Apr. 4 1995. US Patent 5,404,485.
  • ?[1] A. Gupta, Y. Kim, and B. Urgaonkar, “Dftl: a flash translation layer employing demand-based selective caching of page-level address mappings,” SIGPLAN Not., vol. 44, pp. 229?240, March 2009.