연구동향 분석
박사

Reliability in Floating-Gate NAND Flash Memory Devices : Floating-Gate를 갖는 Flash Memory 소자의 신뢰성분석

조성민 2015년

논문상세정보
인용/피인용
' Reliability in Floating-Gate NAND Flash Memory Devices : Floating-Gate를 갖는 Flash Memory 소자의 신뢰성분석' 의 주제별 논문영향력
논문영향력 선정 방법
논문영향력 요약
주제
  • bit-line current fluctuation
  • bit-line interference
  • floating-gate
  • hysteresis
  • inter-poly dielectrics (ipd)
  • nand flash memory
  • random telegraph noise
  • reliability
동일주제 총논문수 논문피인용 총횟수 주제별 논문영향력의 평균
915 0

0.0%

' Reliability in Floating-Gate NAND Flash Memory Devices : Floating-Gate를 갖는 Flash Memory 소자의 신뢰성분석' 의 참고문헌

  • Yi-Hsuan Hsiao, Hang-Ting Lue, Kuang-Yeu Hsieh, Rich Liu and Chih-Yuan Lu, A study of stored charge interference and fringing field effects in sub-30nmcharge-trapping NAND flash, in Proc. IEEE IMW, pp. 1?2, 2009.123
  • Xingsheng Wang, et al., Statistical variability and reliability in nanoscale finFETs, in Proc. IEEE IEDM Tech. Dig., pp. 5.4.1-5.4.4, 2011.
  • Udayan Ganguly, Yoshitaka Yokota, Jing Tang, Shiyu Sun, Matt Rogers, Miao Jin ,Kiran Thadani, Hiroshi Hamana, Garlen Leung, Balaji Chandrasekaran, SunderrajThirupapuliyur, Chris Olsen, Vicky Nguyen, and Swami Srinivasan, Scalability125enhancement of FG NAND by FG shape modification, in Proc. IEEE IMW, pp. 1?4, 2010.
  • Tibor Garasser, et al., Stochastic charge trapping in oxides: From randomtelegraph noise to bias temperature instabilities , Microelectronics Reliability, vol.52, no.1, pp. 39-70, Jan. 2012.
  • Tae-Kyung Kim, et al., Floating gate technology for high performance 8-level 3-bitNAND flash memory , Solid-St. Electronics, vol. 53, issue 7, pp. 792-797, July. 2009.
  • Sung-Min Joe, et al., The effect of adjacent bit-line cell interference on randomtelegraph noise in NAND flash memory cell strings, IEEE Trans. Electron Devices,vol. 59, no. 12, pp. 3568-3573, Dec. 2012
  • Sung-Min Joe, Min-Kyu Jeong, Ju-Wan Lee, Myoung-Sun Lee, Bong-Su Jo, Jong-Ho Bae, Sung-Kye Park, Kyoung-Rok Han, Jeong-Hyong Yi, Gyu-Seong Choand Jong-Ho Lee, Extraction of 3-D trap position in NAND flash memoryconsidering channel resistance of pass cells and bit-line interference, in Proc. IEEESymp. VLSI Technology, pp. 76?77, 2011.
  • Sung-Min Joe, Jeong-Hyong Yi, Sung-Kye Park, Hyungcheol Shin, Byung-GookPark, Young June Park, and Jong-Ho Lee, Threshold voltage fluctuation byrandom telegraph noise in floating gate NAND flash memory string, IEEE Trans.Electron Devices, vol. 58, no. 1, pp. 67-73, Jan. 2011.
  • Sung-Min Joe, Jeong-Hyong Yi, Sung-Kye Park, Hyuck-In Kwon, and Jong-HoLee, Position-dependent threshold-voltage variation by random telegraph noise inNAND flash memory strings, IEEE Electron Device Lett., vol. 31, no. 7, pp. 635?122637, Jul. 2010.
  • Sung-Ho Bae, Jeong-Hyun Lee, Hyuck-In Kwon, Jung-Ryul Ahn, Jae-Chul Om,Chan Hyeong Park, and Jong-Ho Lee, The 1/f noise and random telegraph noisecharacteristics in floating-gate NAND flash memories, IEEE Trans. on ElectronDevices, vol. 56, no. 8, pp. 1624-1630, Aug. 2009.
  • Se Hoon Lee, et al., Investigation on the retention reliability of scaledSiO2/AlxOy/SiO2 inter-poly dielectrics for NAND flash cell arrays, IEEEElectron Device Lett., vol. 31, no. 4, pp. 266?268, Apr. 2010.
  • Sang-Goo Jung, Keun-Woo Lee, Ki-Seog Kim, Seung-Woo Shin, Seaung-Suk Lee,Jae-Chul Om, Gi-Hyun Bae, and Jong-Ho Lee, Modeling of Vth shift in NANDflash-memory cell device considering crosstalk and short-channel effects, IEEETrans. on Electron Devices, vol. 55, no. 4, pp. 1020?1026, Apr. 2008.
  • Salvatore Maria Amoroso, et al., Impact of cell shape on random telegraph noise indecananometer flash memories, IEEE Trans. Electron Devices, vol. 59, no. 10, pp.2774-2779, Oct. 2012.
  • Nor Hisham Hamid, et al., Time-Domain Modeling of Low-Frequency Noise inDeep-Submicrometer MOSFET, IEEE Trans. Electron Devices, vol. 55, no. 1,pp. 245-257, Feb. 2008
  • Nabil Ashraf, Dragica Vasileska, Gilson Wirth and P. Srinivasan, Accurate Modelfor the Threshold Voltage Fluctuation Estimation in 45-nm Channel LengthMOSFET Devices in the Presence of Random Traps and Random Dopants," IEEEElectron Device Lett., vol.32, no.8, pp.1044-1046, Aug. 2011.124
  • Myounggon Kang, Ki-Tae Park, Youngsun Song, Youngho Lim, Kang-Deog Suh,and Hyungcheol Shin, Improving Read Disturb Characteristics by Self-boostingRead Scheme for MLC NAND Flash Memories , Jpn. J. appl. Phys, vol. 48, no.4,pp.1-6, Apr. 2009.
  • Ming-Jer Chen, et al., Probing a nonuniform two-dimensional electron gas withrandom telegraph signals, J. Appl. Phys., vol. 103, no. 3, pp. 034511, Feb. 2008.
  • Mincheol Park, Keonsoo Kim, Jong-Ho Park, and Jeong-Hyuck Choi, Directfield effect of neighboring cell transistor on cell-to-cell interference of NAND flashcell arrays, IEEE Electron Device Lett., vol. 30, no. 2, pp. 174?177, Feb. 2009.
  • Mincheol Park, Eungjin Ahn, Eunsuk Cho, Keonsoo Kim, and Won-Seong Lee, The effect of negative VTH of NAND flash cells on data retention characteristics, IEEE Electron Device Lett., vol. 30, no. 2, pp. 155?157, Feb. 2009.
  • Min-Kyu Jeong, et al., A new read method suppressing effect of random telegraphnoise in NAND flash memory by using hysteretic characteristic, in Proc. IEEESymp. VLSI Circuit, pp. 154?155, 2013.
  • Man Chang, et al., Transient charge trapping and detrapping properties of a thickSiO2/Al2O3 stack studied by short single pulse Id-Vg, Appl. Phys .Lett., vol. 94,no. 26, p. 262107, Jul. 2009.
  • Man Chang, et al., Bias stress induced stretched exponential time dependence ofcharge injection and trapping in amorphous thin film transistors, Appl. Phys .Lett.,vol. 62, no. 11, pp. 1286-1288, Mar. 1993.127
  • M.-K. Jeong, et al., Characterization of traps in 3-D stacked NAND flash memorydevices with tube-type poly-Si channel structure, in Proc. IEEE IEDM Tech. Dig.,pp. 9.3.1-9.3.4, 2012.
  • M. Florian Beug, Nigel Chan, Timm Hoehr, Lars Mueller-Meskamp, and MichaelSpecht, Investigation of program saturation in scaled interpoly dielectric floatinggatememory devices, IEEE Trans. on Electron Devices, vol. 56, no. 8, pp. 1698?1704, Aug. 2009.
  • L. Larcher, P. Padovani, P. Pavan, P. Fantini, A. Calderoni, A. Mauri, and A.Benvenuti, Modeling NAND flash memories for IC design, IEEE Electron DeviceLett., vol. 29, no. 10, pp. 1152?1154, Oct. 2008.
  • Kirk Prall, and Krishna Parat, 25nm 64Gb MLC NAND technology and scalingchallenges, in Proc. IEEE IEDM Tech. Dig., pp. 102-105, 2010.
  • Kinam Kim, Technology for sub-50nm DRAM and NAND flash manufacturing, in Proc. IEEE IEDM Tech. Dig., pp. 323-326, 2005.
  • Ken ichiro Sonoda, Kiyoshi Ishikawa, Takahisa Eimori, and Osamu Tsuchiya, Discrete dopant effects on statistical variation of random telegraph signalmagnitude, IEEE Trans. on Electron Devices, vol. 54, no. 8, pp. 1918?1925, Aug.2007.
  • K.D Suh, et al., A 3.3 V 32Mb NAND flash memory with incremental step pulseprogramming Scheme, IEEE Int. Solid-State Circuits Conf. , pp. 128-129, 1995.
  • K.-T. Park, M. Kang, D. Kim, S.-W. Hwang, B. Y. Choi, Y.-T. Lee, C. Kim, and K.Kim, A zeroing cell-to-cell interference page architecture with temporary LSBstoring and parallel MSB program scheme for MLC NAND Flash memories, IEEEJ. Solid-State Circuits, vol. 43, pp. 919?928, Apr. 2008.
  • K. Takeuchi, et al., A 56nm CMOS 99mm2 8Gb multi-level NAND flashmemory with 10MB/s Program Throughput, IEEE Int. Solid-State Circuits Conf.,pp. 507-508, Feb. 2006.
  • K. Fukuda, Yuui Shimizu, K. Amemiya, M. Kamoshida, and C. Hu et al., Randomtelegraph noise in flash memories - model and technology scaling, in Proc. IEEEIEDM Tech. Dig., pp.169?172, 2007.
  • K. C. Benny Lee, et al., Application of the Stretched Exponential Function toFluorescence Lifetime Imaging , Biophysical Journal, vol. 81, pp. 1265-1274, 2001.
  • Jong-Ho Lee, et al., Investigation of reliability issue in tunneling and inter-polydielectrics in floating gate NAND flash memory cell strings, IEEE Int.Nanoelectronics Conf., pp. 1?2, 2011.126
  • Jae-Duk Lee, Sung-Hoi Hur, and Jung-Dal Choi, Effects of floating-gateinterference on NAND flash memory cell operation, IEEE Electron Device Lett.,vol. 23, no. 5, pp. 264?266, May. 2002.
  • J. De Vos, et al., A scalable Stacked Gate NOR/NAND Flash Technologycompatible with high-k and metal gates for sub 45 nm generations, Proc. ICICDT,pp. 21-24, 2006.
  • International Technology Roadmap for Semiconductors, 2013. [Online]. Availabel:http://public.itrs.net
  • Heung-Jae Cho, Younghwan Son, Byoungchan Oh, Seunghyun Jang, Jong-Ho Lee,Byung-Gook Park, and Hyungcheol Shin, "Investigation of gate etch damage atmetal/high-k gate dielectric stack through random telegraph noise in gate edgedirect tunneling current," IEEE Electron Device Letters, Vol. 32, No. 4, pp. 569-571,Apr. 2011.
  • H. Miki, M. Yamaoka, D. J. Frank, K. Cheng, D.-G. Park, E. Leobandung, and K.Torii, Voltage and temperature dependence of random telegraph noise in highlyscaled HKMG ETSOI nFETs and its impact on logic delay uncertainty, in Proc.IEEE Symp. VLSI Technology, pp. 137?138, 2012.
  • H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K.Tokami, S. Kamohara, and O. Tsuchiya, The impact of random telegraph signalson the scaling of multilevel flash memories, in Proc. IEEE Symp. VLSI Circuit, pp.112?113, 2006.
  • Gareth Roy, et al., Comparative simulation study of the different sources ofstatistical variability in contemporary floating-gate nonvolatile memory, IEEE Trans.Electron Devices, vol. 58, no.12, pp. 4155-4163, Dec. 2011.
  • Gabriel Molas, Damien Deleruyelle, Barbara De Salvo, Gerard Ghibaudo, MarcGely, Luca Perniola, Dominique Lafond, and Simon Deleonibus, Degradation of121floating-gate memory reliability by few electron phenomena, IEEE Trans. onElectron Devices, vol. 53, no. 10, pp. 2610?2619, Oct. 2006.
  • Fu-Hai Li, et al., Impact of source/drain junction and cell shape on randomtelegraph noise in NAND flash memory, Jpn. J. Appl. Phys., vol. 52, no.7R, p.074201, 2013.
  • Eddy Simoen, et al., Explaining the amplitude of RTS noise in submicrometerMOSFET s, IEEE Trans. Electron Devices, vol. 39, no. 2, pp. 422-429, Feb.1992
  • C. Trinh, et al., A 5.6MB/s 64Gb 4b/Cell NAND flash memory in 43nm CMOS, IEEE Int. Solid-State Circuits Conf., pp. 246?247, Feb. 2009.
  • Bogdan Govoreanu, et al., On the roll-off of the activation energy plot in hightemperatureflash memory retention tests and its impact on the reliabilityassessment, IEEE Electron Device Lett., vol. 29, no. 2, pp. 177?179, Feb. 2008.
  • Baojun Tang, et al., Investigation of abnormal VTH/VFB shifts under operatingconditions in flash memory cells with Al2O3 high- gate stacks, IEEE Trans. onElectron Devices, vol. 59, no. 7, pp. 1870?1877, Jul. 2012.
  • B. Govoreanu, D. P. Brunco, and J. Van Houdt, Scaling down the interpolydielectric for next generation Flash memory: Challenges and opportunities, Solid-State Electronics, vol. 49, no. 11, pp. 1841-1848, Nov. 2005.
  • Asen Asenov, Ramesh Balasubramaniam, Andrew R. Brown, and John H. Davies,"RTS amplitudes in decananometer MOSFETs: 3-D simulation study," IEEE Trans.on Electron Devices, vol.50, no.3, pp. 839- 845, Mar. 2003.
  • Asen Asenov, Andrew R. Brown, John H. Davies, Savas Kaya, and GabrielaSlavcheva, Simulation of intrinsic parameter fluctuations in decananometer andnanometer-scale MOSFETs, IEEE Trans. on Electron Devices, vol.50, no.9, pp.1837- 1852, Sep. 2003.
  • Andrea Ghetti, et al., Impact of nonuniform doping on random telegraph noise indecananometer flash memories, IEEE Trans. Electron Devices, vol. 59, no. 2, pp.309-315, Feb. 2012.128
  • Andrea Ghetti, Luca Bortesi, and Loris Vendrame, 3D Simulation study of gatecoupling and gate cross-interference in advanced floating gate non-volatilememories, Solid-State Electronics, vol. 49, no. 11, p. 1805-1812, Nov. 2005
  • Alessio Spessot, et al., Effect of floating-gate polysilicon depletion on the eraseefficiency of NAND flash memories, IEEE Trans. Electron Devices, vol. 31, no. 7,pp. 647-649, Jul. 2010.
  • Agilent Technologies, inc., Agilent B1530A User's Guide, Aug. 2012
  • A. Ghetti, C. Monzio Compagnoni, F. Biancardi, A. L. Lacaita, S. Beltrami, L.Chiavarone, A.S. Spinelli, and A. Visconti, Scaling trends for random telegraphnoise in deca-nanometer flash memories, in Proc. IEEE IEDM Tech. Dig., pp. 835-838, 2008.